



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of:

Tetsuo KAWANO, et al.

Application No.: 10/807,286

ATTENTION

Confirmation No.: 3924

CERTIFICATE OF CORRECTION

Filed: March 24, 2004

BRANCH

U.S. Patent No.: 7,219,320

Issued: May 15, 2007

For:

SEMICONDUCTOR INTEGRATED CIRCUIT TIMING ANALYSIS APPARATUS, TIMING

ANALYSIS METHOD AND TIMING ANALYSIS PROGRAM (as Amended)

REQUEST FOR CERTIFICATE OF CORRECTION

Commissioner for Patents PO Box 1450 Alexandria, VA 22313-1450

Sir:

Patentees respectfully request that a Certificate of Correction be issued in the subject patent, pursuant to 35 U.S.C. §254 and 37 C.F.R. §1.322, to correct the mistakes shown on the attached Form PTO-1050.

Since the mistakes are Patent Office mistakes, it is believed that no fee is required.

Respectfully submitted,

STAAS & HALSEY LLP

Registration No. 22,010

1201 New York Ave, N.W., 7th Floor

Washington, D.C. 20005 Telephone: (202) 434-1500 Facsimile: (202) 434-1501

1 2007 AUG

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number. (Also Form PTO-1050)

UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT NO: 7,219,320

DATED: May 15, 2007

INVENTOR(S): Tetsuo KAWANO, et al.

First Page, Column 1 (Title), Line 2, change "APPARATUS" to --APPARATUS,--.

Column 1 (Title), Line 2, change "APPARATUS" to --APPARATUS,--.

MAILING ADDRESS OF SENDER:

STAAS & HALSEY LLP 1201 New York Ave., N.W. 7th Floor Washington, DC 20005

PATENT NO. 7,219,320

No. of add'l copies @ 50¢ per page

AUG 1 2007

AUG 1 2007